Abstract-Single-event upsets are studied in digital logic cells in a radiation-hardened CMOS SOI technology. The sensitivity of SEU to different strike locations and hardening approaches is explored using broadbeam and focused beam experiments. Error distributions in chains of logic flip-flops are studied to determine the impact of various cell designs and hardening techniques on upset uniformity.
I. INTRODUCTION

S
INGLE-EVENT upset (SEU) in CMOS integrated circuits (ICs) has traditionally been dominated by memory cells because these cells generally use the most aggressive design rules, leading to minimum transistor current drives and capacitance and therefore higher SEU sensitivity. However, a number of recent papers have studied the effects of SEU and single-event transients (SET) in digital logic circuits [1] - [3] . These logic circuits can limit the soft error reliability of ICs when techniques such as error correction are used to mitigate memory errors [4] - [6] . A particular concern is SET in clock circuits, since such transients can cause unintended clock transitions that disrupt IC function at either the global or local level. Robust clock circuit design is therefore critical to maintaining SEU hardness in particle radiation environments. Because logic circuits generally do not drive the transistor density of modern IC designs, somewhat more latitude exists in applying hardening techniques to logic gates than to memory cells [5] . However, while density penalties may be easier to accept in logic circuits than memory, speed penalties remain a concern.
In this paper, we examine SEU in digital logic cells in a radiation-hardened CMOS silicon-on-insulator (SOI) technology. Sensitivity of SEU in logic cells to different strike locations and hardening approaches is explored using heavy ion broadbeam experiments and focused ion and laser beam experiments. Additionally, variability in SEU response from cell to cell is studied in logic cells with and without resistive hardening.
II. DEVICE AND EXPERIMENTAL DETAILS
A. Test Articles
Test structures and ICs used in this study were fabricated in Sandia's Microelectronics Development Laboratory using Sandia's radiation-hardened CMOS7 SOI technology [7] . The nominal gate lengths are for n-channel and p-channel transistors, respectively, and the gate oxide thickness is 7 nm. The minimum transistor gate width is , and all transistors use body ties to minimize floating body effects and improve the radiation performance of the technology. N-channel transistors use the body-under-source FET (BUSFET) design [8] , while p-channel transistors use a conventional design with body ties at each end of the gate region. Lightly-doped polysilicon SEU feedback resistors are used to improve SEU immunity, and for nominal process conditions the polysilicon resistivity is per square of resistor at room temperature. Test articles studied included various designs of test structure chains of 3000 D-flip-flops (DFF), and a technology characterization ASIC implemented in Sandia's via-programmable structured ASIC ViArray platform. Sandia's ViArray is a family of structured ASIC platforms that are configured using the metal via layers; the platform used in the present work was the Eiger digital ViArray that incorporates 285 K logic gates with 380 Kb of dual-port SRAM, 368 Kb of configurable ROM, and 239 configurable I/Os. The logic fabric combines logic cells and distributed dual-port SRAM cells to form master tiles. The master tile configuration and layout is highly optimized for maximum performance and density. The ASIC design tested here utilized two of the Eiger platform's four quadrants and comprised only logic (i.e., no memory) resources. The DFF test structures were variations on the DFF design used in the master tile that forms the basis of the Eiger structured ASIC. Fig. 1 shows the DFF schematic for the test structures and ASIC, which is a standard DFF with an active-low reset. The reset functionality is implemented in the master and slave by 0018-9499/$26.00 © 2011 IEEE replacing an inverter in each stage with a NAND gate (e.g., P8/P9/N8/N9 for the slave stage). Local clocking is provided from the external clock line (CLK) by a pair of inverters, and the cell includes an additional inverter (N5/P5) that allows the input or output to be inverted if desired. R1 and R2 show the locations of the SEU feedback resistors used to SEU-harden the cell. Note that a single resistor is used in each stage (master and slave) of the flip-flop to minimize the impact of the resistor on timing delays. Table I summarizes the 6 different DFF designs that were tested. In this table, 1X indicates a minimum value for transistor width and other values are scaled from minimum. For example, in cell design Q4, the internal clock transistors (i.e., N14, P14, N15, and P15) are scaled up, while in cell design Q1, transistors in the feedback transmission gates (i.e., N3, P3, N11, and P11) are made larger. In Q8, all transistor widths are approximately doubled as indicated in Table I . In designs without reset capability, the NAND gates revert to standard inverters.
B. Experimental Techniques
Broadbeam heavy ion irradiations were performed using the tandem Van de Graaff at Brookhaven National Laboratory (BNL) and the Texas A&M University (TAMU) heavy ion cyclotron. Focused ion microbeam experiments were performed at Sandia's Ion Beam Laboratory, and focused laser experiments were performed at the Naval Research Laboratory using the single-photon absorption (SPA) laser system. Laser and focused ion microbeam experiments were performed using backside irradiation of ICs where the substrate had been removed using etching [9] . SEU sensitivities were measured under both static and dynamic operating conditions using a CertiMAX Model 105 portable digital ASIC tester. For the DFF test structures, various data patterns were loaded into the DFF chains and read out serially. For the structured ASIC, the implemented circuit contained several scan chains with lengths varying from 10 to 1000 flip-flops. These scan chains were exercised similarly to the DFF test structures. Note that while in the DFF test structures the output of each stage was tied directly to the input of the next, for the ASIC scan chains additional logic and data inversions commonly exist between the flip-flop stages.
III. SEU CROSS SECTION DEPENDENCE ON DESIGN
Room-temperature SEU cross section curves from BNL heavy ion testing of the DFF test structure chains are shown in Fig. 2 . For these tests, the DFF chains were in a static condition with the clock line held low during irradiation and an alternating pattern of ones and zeros stored in the chains. As can be seen in Fig. 1 , when the clock is low the master is connected to D and receiving the next input data value, while the slave is disconnected from the master and is outputting the current data value on Q. This was generally observed to be the most SEU-sensitive operating condition. Fig. 2 shows the impact of cell design on SEU sensitivity of DFF chains with 4 squares of SEU feedback resistance. The minimum Q7 cell design has an SEU threshold LET of about . The Q3 cell design without reset is slightly more sensitive, due to the lower capacitance of the inverters that replace the NAND gates when the reset line is removed. Clocking the DFF chain externally as in design Q2 does not significantly change the SEU sensitivity. This would appear to indicate that local clock transients (SETs) do not limit the response of these flip-flops, even though increasing the local clock transistor sizes does improve the SEU response of Q4. Increasing the size of the feedback transmission gates in design Q1 further improves the SEU threshold LET, and roughly doubling the size of all transistors in the DFF cell (design Q8) provides a substantial improvement in both SEU threshold LET and upset cross section. Note that the larger transistor sizes in design Q8 are more typical of logic gates, while the minimum transistor sizes of Q7 are akin to building logic gates using memory cell transistors. Fig. 3 shows the room-temperature dependence of the SEU cross section curve on the SEU feedback resistor size for the minimum Q7 flip-flop design. These data were also taken using the BNL facility. As expected, increasing feedback resistor size dramatically improves both the SEU threshold LET and cross section (at least for the maximum LET tested here). Indeed, large feedback resistors increase the SEU threshold LET of other cell designs to beyond the maximum LET used here, with Q8 showing no upsets with either 8 or 12-square resistors and Q1/Q4 showing no upsets with 12-square resistors. Conversely, for the Q7 minimum size cell design with no SEU feedback resistors, the SEU threshold LET drops to about , similar to that observed in 1-Mbit SRAMs fabricated in this technology without SEU resistors [7] .
The results of full ASIC testing at TAMU are similar, as shown in Fig. 4 . In this figure, we plot the room-temperature heavy ion SEU cross section curves for the Eiger technology characterization ASIC using the Q7 cell design without resistors and with 8-square resistors. The ASIC was operated dynamically during the irradiation using an automatic test pattern generation (ATPG) vector to exercise the part. The SEU threshold LET for the ASIC agrees well with the corresponding DFF structures in Fig. 3 . Although not shown here, versions of the Eiger ASIC using the Q8 cell design with larger transistors have an SEU threshold LET of without resistors, and show no upsets at an LET of at with 12-square resistors.
IV. SINGLE-EVENT UPSET DISTRIBUTIONS
In addition to heavy ion cross section experiments, we have performed broadbeam experiments at TAMU to study error distributions within the DFF chains. The goal of these experiments was to determine whether errors are uniformly distributed throughout the DFFs in the chains, or if there are locations that are "stronger" or "weaker" than others. Of particular interest was whether variability in SEU feedback resistors manifests itself in the upset distributions. For these experiments we used high fluences of particles and performed dynamic testing to accumulate many thousands of errors to improve the statistical significance of the data. Although the testing was dynamic in the sense that the IC tester continuously looped through reading the scan chains, due to a large amount of tester dead time between read cycles the test method could more accurately be considered to be a static measurement with a high scrub rate. This is necessary to accumulate many thousands of errors without flipping individual flip-flops back and forth several times during these high-fluence irradiations. Analysis of the data indicates that very few errors (less than one percent) actually occur as data is being scanned out of the chain, instead, nearly all errors are accumulated during the static dead time between read cycles. This allows us to accurately determine the location of each error in the flip-flop chains. In this work, we present the upset distributions as the number of flip-flop stages having a given number of errors. Assuming that errors are equally probable in each DFF stage and are independent from each other, the resulting upsets will follow a Poisson distribution with a standard deviation equal to the square root of the mean value. As an example, Fig. 5 shows error distributions in DFF design Q8 for three different fluences of Au ions. As fluence is increased from to , the mean value of the number of errors in each stage increases, and so does the width of the distribution, as expected.
Plots of error distributions for each of the DFF chain designs without SEU resistors are shown in Fig. 6 . As expected, the distributions in Fig. 6 are Poisson-like in appearance, with differences in distributions between the chains being driven by the different sensitivities of the chains. For this high LET , without resistors all of the chains are well above threshold. For these conditions, Q1 has the lowest SEU cross section and hence exhibits the fewest errors. Data for DFF chains with 8-square SEU resistors are shown in Fig. 7 and are similar in character to the results without resistors. However, since the DFF chains with resistors have many fewer errors than the chains without resistors for a given heavy ion LET and fluence, the error counts in all chains are considerably lower.
To better compare the differences in their error distributions, we replot the results for just design Q3 in Fig. 8 for chains both with and without SEU resistors. While results for the same heavy ion fluence of appear at first glance to have similar spreads, as mentioned above it is important to remember that higher numbers of errors inherently lead to a larger spread in the error distributions. A better comparison is therefore to compare distributions from irradiations that produce similar total errors in the devices with and without SEU resistors. In the case of design Q3, a fluence of produces almost exactly the same number of errors (33232) in the chain with resistors as a fluence of produces in the chain without resistors (32106). When these two distributions are directly compared (red triangles vs. blue diamonds in Fig. 8 ), we can see that the SEU resistors increase the width of the error distribution slightly compared to the chain without resistors. For these two distributions, the FWHM of the Gaussian fit to the error distribution is 10.8 for the chain without resistors, increasing to 16.1 for the chain with resistors. Given the quite large variability that has often been observed in lightly-doped polysilicon resistors [10] , it is remarkable that they have as little impact on the error distributions as we observe here.
V. DETERMINATION OF SEU-SENSITIVE VOLUMES
Focused laser and ion microbeam experiments were performed on the digital logic test structures to explore the relative sensitivities of different strike locations and to understand the differences in sensitivity observed in broadbeam tests. Because neither the focused ion microbeam nor the single-photon absorption laser systems are able to penetrate to the active region of the ICs from the frontside of the die, the focused beam experiments were performed on ICs where the SOI substrate had been removed using etch techniques [9] . The IC die were mounted and bonded directly to printed circuit boards (PCBs) that had a hole cut out to allow backside access to the die [11] . The SOI substrates were etched through the hole in the PCB using a commercial etch tool. The same parts/boards were tested in both the NRL SPA laser system and the Sandia focused ion microbeam facility. Of course, using the results of experiments on ICs that have had the substrate removed to understand broadbeam experiments on parts with the substrate intact is only possible if removing the substrate has minimal impact on the SEU response. Although initial studies of these parts with and without the substrate present are promising, some differences have been observed [12] . While this should be kept in mind during the discussion that follows, we believe the results are still relevant for understanding the behavior of logic cells in this technology.
A. Single-Photon Absorption Laser Irradiations
Backside SPA laser irradiation of the DFF chain test structures was performed, manually scanning across entire stages of the DFF structures to determine the laser energy threshold for each transistor in the DFF (see Fig. 1 for transistor locations) . The results are tabulated in Table II for DFF chains with the Q7 and Q8 cell designs and zero or 8-square resistors. From this table, we can see that without SEU feedback resistors the thresholds are uniformly low, with many sensitive locations within the cell. In general, the most sensitive locations are the three N10-N12 and three P10-P12 transistors. Referring back to Fig. 1, N10 /P10 form the transmission gate separating the master and slave latches, N11/P11 are the transmission gate within the slave feedback loop, and N12/P12 is the inverter in the slave feedback loop. Adding SEU feedback resistors improves the SEU hardness of all strike locations considerably, however, the N10-N12/P10-P12 locations do not improve nearly as much as the other strike locations. In particular, the N10/P10 master-slave transmission gate remains the most sensitive location. Strikes here appear to allow the data in the master latch of the flip-flop to pass through and corrupt the state of the slave latch for alternating data patterns as used in these experiments. As it happens, the N10-N12 transistors and the P10-P12 transistors share common silicon islands, respectively, and it appears that either charge sharing within these islands increases SEU susceptibility or the shared body ties in these regions are less effective.
B. Focused Ion Microbeam Irradiations
Backside focused ion microbeam experiments were performed on the same test samples using a 42-MeV Cu ion beam focused to a submicron spot size. The test method for the microbeam experiment was different than the broadbeam and focused laser testing. For the broadbeam and laser testing, a digital IC tester was used to directly exercise the part, query whether any upsets had occurred, and determine the locations of the upsets. However, in order to produce ion microbeam SEU maps, it is necessary to precisely register the occurrence of an upset with the location of the focused beam at the time of the upset as the beam is rastered across the surface of the IC [13] . This is usually accomplished by having the IC tester send a trigger signal to the microbeam system whenever an upset is detected, but due to the dead time of the tester determining whether an upset has occurred and its location, there can be a significant time lag between the occurrence of an upset and the trigger signal. This leads to error in the registration of the physical location of the upset. While at least in theory this can be mitigated to some degree by scanning slowly across the IC, in practice this is not possible because of the extreme amount of displacement damage that would be induced by a slowly scanned beam delivering thousands of ions per second into a submicron spot size [14] . Instead, our solution here was to use the IC tester to operate and clock data through the DFF chains and send the output of the DFF chain through an exclusive or (XOR) gate along with the expected value of the output. If the output of the DFF does not match the expected value, the XOR gate generates a trigger signal that is sent to the microbeam system to immediately register the location of the upset. Using this technique, the digital IC tester can be operated in a fast diagnostic mode that does not check for errors and all upsets are continuously clocked out of the DFF chain where they will be detected by the XOR gate. The maximum latency of error detection using this method is the time it takes to complete one cycle of reading out the entire DFF chain. Fig. 9 shows an SEU map of the Q7 design DFF chain without resistors. The input data was an alternating pattern of zeros and ones, the scan area was approximately , the scan step size was in each direction, and the dwell time at each location was 6 ms. This scan size covers approximately six DFF stages, as can be seen in Fig. 9 . In this figure, the upset map from the microbeam is overlaid on the mask design image as viewed from the backside through the buried oxide. In the design image, metal 1 is shown in grey, polysilicon lines are shown in red, and the active silicon islands are outlined in white. Locations where upsets were observed are shown in yellow and the transistors these correspond to (refer again to Fig. 1 for transistor locations) are likewise labelled in yellow. The sensitive locations shown here are in general agreement with those determined using the focused laser. The N10/P10/P11 transmission gate transistors are seen to be sensitive, as well as the N9 and P12 transistors in the slave latch. In addition to these transistors, the N4/P4 transistors in the master latch show some sensitivity. Finally, the N2 transistor in the input transmission gate is also sensitive to upsets. Fig. 10 shows a similar map for the same Q7 design DFF chain without resistors, but this time the input data is a continuous stream of zeros. For this image, a new location in the same DFF chain was tested because after even a single scan the upset sensitivity is decreased due to displacement damage. In this image, we can see that the transmission gate sensitivities have all disappeared, because for this input pattern the master and slave always contain the same data. Even if the transmission gates are struck, no corruption of the data occurs. For this pattern, we are left with the underlying sensitivity of the inverters in the latches. For a continuous input pattern of zeros, the reverse-biased n-channel and p-channel transistors in the inverters (the traditional sensitive locations in memory or latch cells) are P4, N6, N9, and P12. With the exception of N6, which is curiously absent, these are exactly the sensitive locations the microbeam SEU image shows.
VI. DISCUSSION
The results of this study indicate that multiple design parameters can impact the SEU hardness of logic cells. Of course, one of the primary factors affecting SEU sensitivity is transistor size, with smaller transistors leading to lower capacitance, lower current drive, and higher SEU sensitivity. Reducing logic cell transistor sizes to minimum geometries allows the designer to incorporate more logic resources on a chip, but at the expense of logic SEU performance approaching the sensitivity of minimum-size memory cells. This increased SEU sensitivity can be mitigated through the incorporation of SEU resistors such as commonly used in radiation-hardened memory cells, however this will impact the speed of logic circuits, especially as temperature is reduced and the resistance increases in lightly doped polysilicon. As is typical, the designer and technology engineer must seek a balanced design that provides the best tradeoff between conflicting effects while maintaining desired reliability goals. By understanding which design parameters have the greatest effect on SEU performance, an optimum solution can be sought. For this radiation-hardened SOI technology, it appears that selectively sizing transmission gates and/or separating active silicon islands may offer worthwhile improvements in SEU performance without the need to incorporate larger transistors throughout the logic cells. Similarly, while large SEU resistors are certainly effective, they remain difficult to controllably manufacture and come with their own tradeoffs. For both logic and memory cells, the inclusion of additional capacitance along with resistors is a more scalable technique, as evidenced by recent work in hardening 90-nm CMOS technologies [15] .
VII. SUMMARY
In this paper we have described studies of SEU sensitivities of digital logic in a radiation-hardened CMOS/SOI technology. Not surprisingly, SEU sensitivity in flip-flops is highly dependent on device sizing, with transmission gates being particularly important, at least for the technology studied here. Experiments to explore upset distributions in logic chains suggest that the inclusion of SEU feedback resistors do not greatly alter the uniformity of the SEU sensitivity of cells within the chains. Focused beam experiments indicate that both n-and p-channel upsets are important in this SOI technology, and provide insight into the most sensitive strike locations. Specifically, the focused beam experiments indicate that transmission gates that share silicon islands are particularly sensitive and may limit the SEU hardness of flip-flops in this technology for alternating data patterns.
